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The design of a 24 GHz frequency divider-by-10 for accurate indoor 
localisation systems is presented. It is proposed to use frequency 
dividers as active reflector tags in a frequency-modulated continuous 
wave indoor localisation system in order to reduce interferences caused 
by direct reflections of the interrogating signal. Since frequency dividers 
are subharmonic generators, this allows achieving conversion gain in 
the reflected signal. The frequency divider is fabricated using GLOBAL 
FOUNDRIES 45 nm-silicon-on-insulator technology. It consumes only 
5.7 mW from a 1 V supply. It has a wide locking range of 33% and an 
efficiency of 3.58 GHz/mW. To the best of authors’ knowledge, the use 
of frequency dividers as active reflectors was not studied before. 
 
Introduction: An accurate indoor localisation system is needed by many 
applications such as safe evacuation systems, indoor navigation and 
gaming, and warehouse management. Frequency-modulated continuous 
wave (FMCW) radar systems are able to reach a precision of a few tens 
of centimetres [1], which makes them good candidates for indoor 
localization systems. However, in an indoor environment, multi-path 
interference caused by static or moving scatterers negatively affects the 
accuracy of FMCW radar systems. 
Some techniques were adopted to enhance the robustness of indoor 
FMCW radar systems like the use of directive antennas [1] or multiband 
ranging systems [2]. Directive antennas require certain placement of the 
base station and the reflectors, while multi-band ranging is an added 
redundancy and processing. In [3, 4], the use of passive nonlinear 
transmission line (NLTL) tags was proposed to eliminate multipath 
interference from direct reflections of the interrogating signal. The 
NLTL tags generate the second (2fo) or the third (3fo) harmonic of the 
interrogating signal; therefore, the phase information is contained in the 
harmonic rather than the fundamental frequency. The NLTL provided a 
good solution for improving the ranging accuracy in an indoor 
environment; however, they suffer from conversion loss during 
harmonic generation.The low output power of these tags make 
localization only possible within a short range and require high 
transmitting power of 4W from the radar station [3].  
In this Letter, frequency dividers are proposed as active reflector 
tags. As subharmonic generators, they are still robust against multi-path 
interference from direct reflections of the interrogating signal. But 
additionally, they provide a conversion gain for the reflected signal, 
which increases the range of the localisation system. A top-level 
overview of the proposed FMCW system is shown in Fig. 1, including a 
chirp generator at fo followed by a divider-by-10 to provide the 
subharmonic local oscillator to be mixed with the received signal.  
A 24 GHz frequency divider-by-10 is chosen for this system in order 
to utilize the two Industrial, Scientific and Medical (ISM) bands at 2.4 
GHz and 24 GHz. The frequency divider tag will receive the 
interrogating signal at 24 GHz and returns a frequency-divided signal 
with higher power at 2.4 GHz. 
 
Proposed Frequency Divider Design: Injection locked frequency 
dividers (ILFD) typically consume low power; however, their locking 
range becomes narrower with increasing the divide ratio [5]. If the 
desired divider-by-10 is implemented using the latch-based ILFD 
proposed in [5], the locking range was simulated to be only from 22.85 
to 25 GHz with low input sensitivity as shown in Fig. 2. 
For better sensitivity and power efficiency, the proposed divider core, 
shown in Fig. 3, consists of a first divide-by-2 stage composed of two 
latches with the Q̅ output of the second latch fed back into the D input 
of the first latch. Then a divide-by-5 stage composed of two 2/3 cells [6] 
is used. The 2/3 cell is shown in Fig. 4 with end-of-cycle logic that 
swallows one input clock cycle if Modin and Pin are both high [6].  
Current mode logic (CML) latches (Fig. 4) are adopted due to their 
high frequency capabilities [5]. The divider self-oscillation frequency 
(SOF) is dominated by the latches of the first divide-by-2 stage and can 
be controlled through the voltage Vctrl on the PMOS transistor, which 
acts as a voltage-controlled resistor.   
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Fig. 1 Proposed FMCW radar system block diagram. 
 
 
 
Fig. 2 Simulated locking range for ILFD vs. proposed divider. 
 
An input differential amplifier is used in order to improve the 
sensitivity of the divider by 10 dB. The output of the divider is fed into 
a differential-to-single-ended stage [7]. The differential input matching 
network to 100 Ω is electro-magnetically simulated together with the 
RF bond pads using Sonnet. The matching network (Fig. 5) consists of a 
shunt inductor (which enhances the electrostatic discharge protection), a 
shunt resistor and a series capacitor (also provides a DC block). 
 
Simulation and Measurement Results: The frequency divider chip was 
fabricated on a 45nm-SOI technology, with a total area of 0.64 mm2. To 
achieve an SOF at 24 GHz in post-layout simulations including 
extracted parasitics, an overdesign factor of 66% was considered during 
schematic simulations. Post-layout locking range is appended to Fig. 2. 
The on-wafer measurement setup and die photo are shown in Fig. 6. 
Fig. 7 shows good agreement between the measured and post-layout 
simulated sensitivity curves achieving a locking range from 19 to 26.5 
GHz (for an input power of -20 dBm) with a sensitivity of -50 dBm at 
24 GHz. The total power consumption was measured at 7.4 mW, where 
the divider core consumes 5.7 mW. Fig. 8 shows a measured SOF 
tuning range of 7 GHz when varying the control voltage Vctrl. 
The output spectrums of the divider during self-oscillation and 
frequency division are shown in Fig. 9. The output power was measured 
at -2 dBm. Table 1 shows the state-of-the-art comparison with other 
dividers operating in similar frequency bands. The fabricated frequency 
divider achieves the highest relative bandwidth (BW) of 33% where: 
Relative BW = (𝑓max − 𝑓min)/(𝑓max + 𝑓min) × 2 × 100 % (1) 
It also achieves the best receiver sensitivity of -50 dBm, which 
increases the detection range. Noting that higher divider ratios require 
more power, the divider presented here shows competitive power 
efficiency of 3.58 GHz/mW, where:  
Power Efficiency = 𝑓max/𝑃dc (2) 
Using the figure of merit (FOM) in [12, 13] defined as: 
FOM = (Relative BW ×  Division ratio) / (𝑃dc  ×  𝑃in) (3) 
the fabricated frequency divider outperforms others due to its higher 
relative BW and its higher division ratio at comparable DC power. 
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Fig. 3 Proposed divider top-level block diagram. 
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Fig. 4 Left: Divide by 2/3 cell, Right: Divider CML latch schematic. 
 
  
 
Fig. 5 Input matching network EM simulation model. 
 
 
 
Fig. 6 On-wafer probing measurement setup and die photo. 
 
 
 
Fig. 7 Simulated vs. measured locking range. 
 
 
 
Fig. 8 Measured SOF tuning range vs. Vctrl. 
 
 
 
 
Fig. 9 Measured divider output frequency spectrum. 
 
Conclusion: A 24 GHz frequency divider-by-10 was designed and 
fabricated in 45nm-SOI. The achieved relative BW of 33% and 
measured input sensitivity of -50 dBm outperform previously reported 
dividers. The measured output power of -2 dBm at 2.4 GHz means a 
maximum conversion gain of 48 dB for the active reflector. Future work 
includes the design of the FMCW radar base station and performing 
ranging measurements. 
Table 1: Comparison with state-of-the-art CMOS frequency dividers. 
Parameter [8] [9] [10] [11] [12] [13] [14] This 
Process (nm) 130 130 130 90 90 130 65 45 SOI 
Pdc (mW) 10.4 6 1.51 6.4 2.4 7.3 5.5 7.4
a 
Supply (V) 2 1.2 0.8 1.2 0.6 1.4 0.65 1 
Area (mm2) 0.29 0.37 0.23b 0.026 0.45 0.33 0.11b 0.64 
Division Ratio 8 4 4 2 2 4 2 10 
fo  (GHz) 20 24 21 20 26 22 31.5 24 
Sensitivity (dBm) 0 -40 -12 0 -30 -23 -24 -50 
Efficiency (GHz/mW) 1.92 4.90 15.50 3.91 13.33 4.18 7.13 3.58 
Relative BWc (%) N/A 4 N/A N/A 8.7 6.6 1.6 33 
FOMc (%/mW2) N/A 266.7 N/A N/A 724.6 361 58.2 4455.0 
aIncluding input differential amplifier      
bCore area      
cAt Pin = -20 dBm 
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